

WHAT IS CLAIMED IS:

1. A processor comprising:

an execution unit to execute instructions;

a replay system coupled to the execution unit to replay instructions which have not executed properly, the replay system comprising:

a checker to determine whether each instruction has executed properly; and

a replay queue coupled to the checker to temporarily store one or more instructions

~~for replay.~~

2. The processor of claim 1 wherein said replay system further comprises:

a replay loop to route an instruction which executed improperly to an execution unit for replay; and

a replay queue loading controller to determine whether to load an improperly executed instruction to the replay loop or into the replay queue.

3. The processor of claim 2 and further comprising:

a scheduler to output instructions; and

a multiplexer or selection mechanism having a first input coupled to the scheduler, a second input coupled to the replay loop and a third input coupled to an output of the replay queue.

1           4. The processor of claim 1 wherein said replay queue comprises a replay queue coupled to  
2 the checker to temporarily store one or more long latency instructions until the instruction is ready  
3 for execution.

5. The processor of claim 1 wherein the replay queue comprises a replay queue coupled to  
the checker to temporarily store an instruction that is not ready to execute properly, the instruction  
being unloaded from the replay queue when the instruction is ready to execute properly.

6. The processor of claim 1 wherein the replay queue comprises a replay queue coupled to  
the checker to temporarily store an instruction in which source data must be retrieved from an  
external memory device, the instruction being unloaded from the replay queue when the source data  
for the instruction returns from the external memory device.

7. The processor of claim 1 wherein said execution unit is a memory load unit, the processor  
further comprising:

a first level cache system coupled to the memory load unit;

a second level cache system coupled to the first level cache system; and

wherein the memory load unit performs a data request to external memory if there is a miss  
on both the first level and second level cache systems.

1 8. The processor of claim 7 wherein a load instruction will be loaded into the replay queue  
2 when there is a miss on both the first level and second level cache systems, and the load instruction  
3 is unloaded from the replay queue for re-execution when the data for the instruction returns from the  
4 external memory.

1 9. A processor comprising:  
2 a multiplexer having an output;  
3 a scheduler coupled to a first input of the multiplexer;  
4 an execution unit coupled to an output of the multiplexer;  
5 a checker coupled to the output of the multiplexer to determine whether an instruction has  
6 executed properly;  
7 a replay queue to temporarily store instructions, an output of the replay queue coupled to a  
8 second input of the multiplexer; and  
9 a controller coupled to the checker to determine when to load an instruction into the replay  
10 queue and to determine when to unload the replay queue.

1 10. The processor of claim 9 and further comprising a staging section coupled between the  
2 checker and a third input to the multiplexer to provide a replay loop, the controller controlling the  
3 multiplexer to select either the output of the scheduler, the replay loop or the output of the replay  
4 queue.

11. The processor of claim 9 wherein the controller loads an instruction into the replay queue when the instruction is not ready to execute properly, and unloads the instruction from the replay queue when the instruction is ready to execute properly.

1 12. The processor of claim 9 wherein the controller determines when to unload the replay  
2 queue based on a data return signal.

3 13. A method of processing instructions comprising:  
4 dispatching an instruction where the instruction to an execution unit and to a replay system;  
5 determining whether the instruction executed properly;  
6 if the instruction did not execute properly, then:  
7 determining whether the instruction should be routed back for re-execution or whether  
8 the instruction should be temporarily stored in a queue.

9 14. A method of processing instructions comprising:  
10 dispatching an instruction where the instruction is received by an execution unit and a replay  
11 system;  
12 determining whether the instruction executed properly;  
13 if the instruction did not execute properly, then:  
14 routing the instruction to the execution unit for re-execution if the instruction is a first  
15 type of instruction;

8 otherwise, loading the instruction into a replay queue if the instruction is a second  
9 type of instruction.

1 15. The method of claim 14 wherein the first type of instruction comprises a short latency  
2 instruction, and the second type of instruction is a longer latency instruction.

1 16. A method of processing instructions comprising:  
2 dispatching an instruction to an execution unit;  
3 determining whether the instruction executed properly;  
4 if the instruction did not execute properly, then:  
5 determining whether an access across an external bus is required for proper  
6 instruction execution;  
7 routing the instruction to the execution unit for re-execution if an external bus access  
8 is not required;  
9 otherwise temporarily storing the instruction in a replay queue if an external bus  
10 access is required, then unloading the instruction from the replay queue to the execution unit for  
11 execution when the access across an external bus has been completed.


1 17. A method of processing instructions comprising:  
2 dispatching a load instruction to a memory load unit;  
3 determining whether the load instruction executed properly;

4 if the load instruction did not execute properly, then:

5 determining whether there was a cache miss to all on-chip cache systems;

6 routing the load instruction to the memory load unit for re-execution if there was not  
7 a miss to all on-chip cache systems;

8 otherwise, if there was a cache miss to all on-chip cache systems, then temporarily  
9 storing the load instruction in a replay queue and retrieving the data for the load instruction from  
10 external memory, and then unloading the load instruction from the replay queue to the memory load  
11 unit for re-execution when the data for the load instruction has been retrieved from the external  
12 memory.



1 18. A method of processing instructions comprising:

2 receiving an improperly executed instruction;

3 determining whether the instruction is an agent instruction;

4 if the instruction is an agent instruction, then loading the instruction into a replay queue;

5 otherwise, if the instruction is not an agent instruction, then loading the instruction into the  
6 replay queue if the following conditions are met:

7 a) there is already an agent instruction in the replay queue; and

8 b) the instruction is younger than the agent instruction in the replay queue; and

9 unloading one or more of the instructions in the replay queue to an execution unit when the  
10 agent instruction in the replay queue is ready to execute.

- 1 19. The method of claim 18 wherein said step of unloading comprises the step of unloading  
2 the instructions in the replay queue to an execution unit when data for the agent instruction is  
3 available to allow the instruction to execute properly.

660622T "0604460